Friday, September 28, 2018
Tuesday, September 25, 2018
Design of 3-bit Asynchronous Down counter (using IC 7476)
Sequential Circuit Design
A. Design of 3-bit Asynchronous Down counter (using IC 7476)
1. Design of Asynchronous/Ripple counter
Problem Statement:
Design 3 bit Asynchronous Down counter using IC-7476
(Duel JK-FF-Negative edge triggered)
Design:
No. of bits=3
No. of FFs=3
No of States of counter: 8 (7 to 0)
Truth table/State table:
A. Design of 3-bit Asynchronous Down counter (using IC 7476)
1. Design of Asynchronous/Ripple counter
Problem Statement:
Design 3 bit Asynchronous Down counter using IC-7476
(Duel JK-FF-Negative edge triggered)
Design:
No. of bits=3
No. of FFs=3
No of States of counter: 8 (7 to 0)
Truth table/State table:
FF-output Qc (MSB) |
FF-output Qb | FF-output Qa (LSB) |
1 | 1 | 1 |
1 | 1 | 0 |
1 | 0 | 1 |
1 | 0 | 0 |
0 | 1 | 1 |
0 | 1 | 0 |
0 | 0 | 1 |
0 | 0 | 0 |
Design of 3 bit Asynchronous/Ripple up counter
Follow the link to learn counters :
Sequential Circuit Design
A.Design of 3-bit Asynchronous up counter (using IC 7476)
3-bit Asynchronous up counter using IC 7476 |
1. Design of Asynchronous/Ripple counter
Problem Statement:
Design 3 bit Asynchronous Up counter using IC-7476
(Duel JK-FF-Negative edge triggered)
Design:
No. of bits=3
No. of FFs=3
No of States of counter: 8 (0 to 7)
Truth table:
FF-output Qc (MSB) |
FF-output Qb | FF-output Qa (LSB) |
0 | 0 | 0 |
0 | 0 | 1 |
0 | 1 | 0 |
0 | 1 | 1 |
1 | 0 | 0 |
1 | 0 | 1 |
1 | 1 | 0 |
1 | 1 |
1
|
Friday, September 7, 2018
Welcome to my blog!!
Welcome guys!!!
My blog will help you all to study Computer Engineering effectively.
My blog will help you all to study Computer Engineering effectively.
Subscribe to:
Posts (Atom)